Differences between revisions 3 and 6 (spanning 3 versions)
Revision 3 as of 2005-10-14 03:03:46
Size: 4711
Editor: leal
Comment:
Revision 6 as of 2009-12-25 07:19:13
Size: 2679
Editor: localhost
Comment: converted to 1.6 markup
Deletions are marked like this. Additions are marked like this.
Line 4: Line 4:
Leal -- 一个对技术狂热的家伙 leal
Line 6: Line 6:
'''个人主页'''
[[TableOfContents]]

<<TableOfContents>>
Line 9: Line 9:
纪录一些自己经常访问的网站''' 记录成长'''
Line 11: Line 12:
我是一个芯片验证工程师,在日常工作中,python是我最重要的scripting language。现在我还用python的[http://wiki.python.org/moin/MyHDL MyHDL] package来搭建testbench, it works well。我的兴趣范围还包括[wiki:Self:ChunLinZhang/SystemC SystemC], [wiki:Self:ChunLinZhang/Specman Specman], [wiki:Self:ChunLinZhang/SystemVerilog SystemVerilog], [wiki:Self:ChunLinZhang/PSL PSL], testbench automation,coverage driven verification等,希望能和IC design领域的同行多多交流。
== fpga prototyping ==
 * [http://www.hardi.com HARDI HAPS]
 * [http://www.s2cinc.com S2C IPPorter]
 * [http://www.dynalith.com iProve]
 * [http://www.eve-team.com/index.html eve]
== Verification vs. Test ==
 * ''Verification'' Predictive analysis to ensure that the synthesized design, when manufactured, will perform the given I/O function
 * ''Test'' A manufacturing step that ensures that the physical device, manufactured from the synthesized design, has no manufacturing defect.
 * [http://www.eng.auburn.edu/~vagrawal/ website about test]
== Equivalence Check / STA ==
 * FPGA approach
{{{SynplifyPro -> Conformal (lec) -> ISE Timing Analyzer (trce)}}}[[BR]]
set verification mode on in Synplify to generate the .vif file, use vif2conformal to translate the vif file the a format that recognizible by conformal. The inputs of ''trce'' is .ncd and .pcf files, before we can use these files generated by Synplify with lec, we had to change all these file format using dos2unix, and add -define FPGA to the .vtc file. I can't understand why Synplify failed to add this switch to the .vtc file. [[BR]][[BR]]
Set the verification mode on will greatly slow the the synthesis speed. The whole lec process will take about 1 and a half hours to complete.
coming soon
Line 27: Line 14:
 * ASIC approach
{{{Design Compiler -> Formality -> PrimeTime}}}
 * [http://www.edaboard.com/viewtopic.php?t=81857&sid=d1a842f8bb135206c95564ed51f25332 What is Equivalence Checking?]
Line 31: Line 15:
 * [http://www.edaboard.com/viewtopic.php?t=76718&sid=d1a842f8bb135206c95564ed51f25332 Using perl or cshell script to perform daily task]
 * Tcl/Tk is a glue language, a good artical [http://wiki.tcl.tk/11834 Tcl over Python]
 * [http://www.equi4.com/minotaur/minotaur.html Minotaur] for Perl, Python and Tcl, if you need to mix these scripting languages in one file, try this. The bad thing is that nobody maintain it anymore and no document about the actual usage.
 * [http://aspn.activestate.com/ASPN/CodeDoc/Inline-Tcl/Tcl.html Inline Tcl] best, I think, anybody can tell me is there a corespond in python?
 * [[http://www.edaboard.com/viewtopic.php?t=76718&sid=d1a842f8bb135206c95564ed51f25332|Using perl or cshell script to perform daily task]]
 * Tcl/Tk is a glue language, a good artical [[http://wiki.tcl.tk/11834|Tcl over Python]]
 * [[http://www.equi4.com/minotaur/minotaur.html|Minotaur]] for Perl, Python and Tcl, if you need to mix these scripting languages in one file, try this. The bad thing is that nobody maintain it anymore and no document about the actual usage.
 * [[http://aspn.activestate.com/ASPN/CodeDoc/Inline-Tcl/Tcl.html|Inline Tcl]] best, I think, anybody can tell me is there a corespond in python?
Line 37: Line 21:
 * wiki, I use moinmoin as the engine, and sometimes, use python package [https://moin.conectiva.com.br/EditMoin EditMoin] to edit the moin pages with vim. It is a pure python implementation, and I made the following modification to make it works for me :)  * wiki, I use moinmoin as the engine, and sometimes, use python package [[https://moin.conectiva.com.br/EditMoin|EditMoin]] to edit the moin pages with vim. It is a pure python implementation, and I made the following modification to make it works for me :)
Line 45: Line 29:
[http://www.lexicon.net/sjmachin/xlrd.htm xlrd]从python.cn上看到的介绍,自己没有试过。 [[http://www.lexicon.net/sjmachin/xlrd.htm|xlrd]]从python.cn上看到的介绍,自己没有试过。
Line 47: Line 31:
[http://sourceforge.net/projects/pyxlwriter/ xlwriter] I have ever used this package to generate the summary verification report, quite good to do the same kind of work like report auto-generation. It is also platform independent. The bad side is not very easy to control the format. Some sample code: [[http://sourceforge.net/projects/pyxlwriter/|xlwriter]] I have ever used this package to generate the summary verification report, quite good to do the same kind of work like report auto-generation. It is also platform independent. The bad side is not very easy to control the format. Some sample code:
Line 60: Line 44:
[[Include(ChunLinZhang/bookmark)]]
 * [wiki:Self:ChunLinZhang/projects 我的项目]
<<Include(ChunLinZhang/bookmark)>>
 * [[ChunLinZhang/projects|我的项目]]
Line 68: Line 52:
 * [http://www.qaforums.com/ultimatebb.php?ubb=get_topic;f=39;t=000528 Procedure Templates]  * [[http://www.qaforums.com/ultimatebb.php?ubb=get_topic;f=39;t=000528|Procedure Templates]]
Line 71: Line 55:
 * [http://www.amazon.com/exec/obidos/tg/detail/-/1402078757/104-1722879-4423959?v=glance Professional Verification] -- A Guide to Advanced Funcational Verication, by Paul Wilcox, Cadence Design Systems, Inc.  * [[http://www.amazon.com/exec/obidos/tg/detail/-/1402078757/104-1722879-4423959?v=glance|Professional Verification]] -- A Guide to Advanced Funcational Verication, by Paul Wilcox, Cadence Design Systems, Inc.
Line 74: Line 58:
{zh} zhangcl@smmail.cn :) {zh} linxiao.li@gmail.com :)
Line 76: Line 60:
[[MonthCalendar]] <<MonthCalendar>>

leal

记录成长

个人兴趣

coming soon

scripting

documentation

  • latex
  • wiki, I use moinmoin as the engine, and sometimes, use python package EditMoin to edit the moin pages with vim. It is a pure python implementation, and I made the following modification to make it works for me :)

   1 # original code commented out
   2 # self.datestamp = self._get_data(DATESTAMPRE, "datestamp")
   3 self.datestamp = ''

processing excel with python

read

xlrd从python.cn上看到的介绍,自己没有试过。

write

xlwriter I have ever used this package to generate the summary verification report, quite good to do the same kind of work like report auto-generation. It is also platform independent. The bad side is not very easy to control the format. Some sample code:

   1 import pyXLWriter as xl
   2 def report_autogen(filename):
   3     wbk = xl.Writer(filename)
   4     sumsheet = wbk.add_worksheet('Summary')
   5     wbk.close()
   6     return 0

xml and python

XML-RPC for distributed computation, functions will be defined in the server side, client side can call these functions via http POST with xml as the embeded content.

技术类

   1 from myhdl import *

QA

精品电子书

comment: This book is almost same as the IUS document UVM

{zh} [email protected] :)

<< <  2025 / 9 >  >>
Mon Tue Wed Thu Fri Sat Sun
1 2 3 4 5 6 7
8 9 10 11 12 13 14
15 16 17 18 19 20 21
22 23 24 25 26 27 28
29 30          

CategoryHomepage

leal (last edited 2009-12-25 07:19:13 by localhost)