|
Size: 733
Comment:
|
Size: 876
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 5: | Line 5: |
| == 个人兴趣 == | = 个人兴趣 = |
| Line 7: | Line 7: |
| == 技术类 == | = 技术类 = |
| Line 11: | Line 13: |
| * [wiki:Self:ChunLinZhang/Cover Co-verificationDoc] | * [http://shera-ccserver/vqwiki/jsp/index.jsp wiki in java] * [wiki:Self:ChunLinZhang/bookmark 我经常访问的地方] * [wiki:Self:ChunLinZhang/projects 我的项目] |
| Line 17: | Line 21: |
[[MonthCalendar]] |
个人主页 TableOfContents 纪录一些自己经常访问的网站
个人兴趣
我是一个芯片验证工程师，在日常工作中，python是我最重要的scripting language。现在我还用python的MyHDL package来搭建testbench, it works well。我的兴趣范围还包括SystemC，SystemVerilog，testbench automation，coverage driven verification等，希望能和IC design领域的同行多多交流。
技术类
[http://www.python.org python官方网站]
[http://www.systemc.org OSCI官方网站]
[http://www.51eda.com/bbs 51EDA]
[http://shera-ccserver/vqwiki/jsp/index.jsp wiki in java]
[wiki:ChunLinZhang/bookmark 我经常访问的地方]
[wiki:ChunLinZhang/projects 我的项目]
from myhdl import *
{zh} [email protected] 