[http://www.eetimes.com/news/design/columns/eda/showArticle.jhtml?articleID=26806455 Is SystemVerilog the next PL/1?]