Differences between revisions 1 and 4 (spanning 3 versions)
⇤ ← Revision 1 as of 2005-06-06 15:37:02 →
Size: 119
Editor: ChunLinZhang
Comment:
← Revision 4 as of 2006-01-04 16:34:43 → ⇥
Size: 433
Editor: ChunLinZhang
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
[http://www.eetimes.com/news/design/columns/eda/showArticle.jhtml?articleID=26806455 Is SystemVerilog the next PL/1?]  * [http://www.eetimes.com/news/design/columns/eda/showArticle.jhtml?articleID=26806455 Is SystemVerilog the next PL/1?]
 * [http://www.deepchip.com/items/0446-06.html SystemVerilog Real Project?]
 * [http://www.edacn.net:81/bbs/viewthread.php?tid=26776 The search for the perfect language 验证语言的选择和分析]
 * [http://verificationguild.com/modules.php?name=Forums&file=viewtopic&p=4279#4279 "SV" OO vs "e" Aspect]

ChunLinZhang/SystemVerilog (last edited 2009-12-25 07:11:06 by localhost)